Publication Details
Overview
 
 
Yiannis Andreopoulos, Peter Schelkens, , Kostas Masselos, Jan Cornelis
 

Journal of VLSI Signal Processing Systems

Contribution To Journal

Abstract 

The main implementations of the 2-D binary-tree discrete wavelet decomposition are theoretically analyzed and compared with respect to data-cache performance on instruction-set processor-based realizations. These implementations include various image-scanning techniques, from the classical row-column approach to the block-based and line-based methods, which are proposed in the framework of multimedia-coding standards. Analytical parameterized equations for the prediction of data-cache misses under general realistic assumptions are proposed. The accuracy and the consistency of the theory are verified through simulations on test platforms and a comparison is made with the results from a real platform.

Reference