Malki, B., Yamamoto, T., Verbruggen, B., Wambacq, P., & Craninckx, J. (2014). A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 49(5), 1173 - 1183. https://doi.org/10.1109/JSSC.2014.2309086

@article{6d98437dbf744a10b2d16adb5524a467,
title = "A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range",
abstract = "A charge-domain SAR ADC is presented which integrates the current of a variable-gain transconductor on its sampling capacitor, rather than being driven by a power hungry voltage buffer. The sampling circuit uses nonlinear MOS capacitors as sampling capacitor for passive amplification to relax the comparator noise requirements without compromising linearity. The prototype in 40 nm low power CMOS process consists of a 1.1-17.6 mS transconductor, combined with a 10 b 0-80 MS/s charge-sharing SAR ADC. It achieves 70 dB DR while consuming less than 5.45 mA from a 1.1 V supply and achieves a peak SNDR of 56.85 dB at 40 MS/s.",
keywords = "ADC charge based buffer receiver passive amplifica",
author = "Badr Malki and Takaya Yamamoto and Bob Verbruggen and Piet Wambacq and J. Craninckx",
year = "2014",
month = may,
day = "5",
doi = "10.1109/JSSC.2014.2309086",
language = "English",
volume = "49",
pages = "1173 -- 1183",
journal = "IEEE JOURNAL OF SOLID-STATE CIRCUITS",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",
}