Y. Xiang, Y. Xiang, S. Tyaginov, Stanislav Tyaginov, Stanislav Tyaginov, S. Tyaginov, Michiel Vandemaele, Michiel Vandemaele, M. Vandemaele, M. Vandemaele, Z. Wu, Zhicheng Wu, Z. Wu, Zhicheng Wu, Jacopo Franco, Jacopo Franco, J. Franco, J. Franco, E. Bury, Erik Bury, Erik Bury, E. Bury, B. Truijen, Brecht Truijen, B. Truijen, Brecht Truijen,
Bertrand Parvais,
Bertrand Parvais,
Bertrand Parvais,
Bertrand Parvais, Dimitri Linten, Dimitri Linten, D. Linten, D. Linten, Ben Kaczer, Ben Kaczer, B. Kaczer, B. Kaczer
The continued challenge of front-end-of-line transistor reliability has long demanded physics-based SPICE compact models, not only for service lifetime estimation, but also for aging-aware device pathfinding with technology scaling and innovation. Here, we present a predictive hot-carrier-degradation (HCD) compact model built upon the industry-standard BSIM model, that conveniently embeds the essential HCD physics within common SPICE simulation flows. We leverage and augment the established, scalable electrostatics and transport in BSIM as the input to an analytical HCD interface states generation formalism, the result of which is in turn injected back into BSIM for a self-consistent estimation of the threshold voltage (VTH) shift and the mobility degradation. Our approach readily exhibits fundamental, non-empirical predictabilities of the stress time-and the sensing bias-dependency of transistor-level degradation, without having to resort to a priori assumptions. This will further accommodate the irregular, arbitrary voltage waveforms in transient circuit operations, thus enabling efficient evaluation of the power-performance degradation at circuit level. The model ultimately aims to lay the groundwork for a reliability-aware design-technology co-optimization in device pathfinding.
Xiang, Y, Tyaginov, S, Vandemaele, M, Wu, Z, Franco, J, Bury, E, Truijen, B, Parvais, B, Linten, D & Kaczer, B 2021, A BSIM-Based Predictive Hot-Carrier Aging Compact Model. in 2021 IEEE International Reliability Physics Symposium, IRPS., 9405222, IEEE International Reliability Physics Symposium Proceedings, vol. 2021-March, Institute of Electrical and Electronics Engineers Inc., pp. 1-9, 2021 IEEE International Reliability Physics Symposium, IRPS 2021, Virtual, Monterey, United States, 21/03/21. https://doi.org/10.1109/IRPS46558.2021.9405222
Xiang, Y., Tyaginov, S., Vandemaele, M., Wu, Z., Franco, J., Bury, E., Truijen, B., Parvais, B., Linten, D., & Kaczer, B. (2021). A BSIM-Based Predictive Hot-Carrier Aging Compact Model. In 2021 IEEE International Reliability Physics Symposium, IRPS (pp. 1-9). Article 9405222 (IEEE International Reliability Physics Symposium Proceedings; Vol. 2021-March). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IRPS46558.2021.9405222
@inproceedings{805a97a50a044bd9bd521bf67e3105fa,
title = "A BSIM-Based Predictive Hot-Carrier Aging Compact Model",
abstract = "The continued challenge of front-end-of-line transistor reliability has long demanded physics-based SPICE compact models, not only for service lifetime estimation, but also for aging-aware device pathfinding with technology scaling and innovation. Here, we present a predictive hot-carrier-degradation (HCD) compact model built upon the industry-standard BSIM model, that conveniently embeds the essential HCD physics within common SPICE simulation flows. We leverage and augment the established, scalable electrostatics and transport in BSIM as the input to an analytical HCD interface states generation formalism, the result of which is in turn injected back into BSIM for a self-consistent estimation of the threshold voltage (VTH) shift and the mobility degradation. Our approach readily exhibits fundamental, non-empirical predictabilities of the stress time-and the sensing bias-dependency of transistor-level degradation, without having to resort to a priori assumptions. This will further accommodate the irregular, arbitrary voltage waveforms in transient circuit operations, thus enabling efficient evaluation of the power-performance degradation at circuit level. The model ultimately aims to lay the groundwork for a reliability-aware design-technology co-optimization in device pathfinding. ",
keywords = "BSIM, compact model, Hot carrier degradation (HCD), power-performance, SPICE",
author = "Y. Xiang and Stanislav Tyaginov and Michiel Vandemaele and Zhicheng Wu and Jacopo Franco and Erik Bury and Brecht Truijen and Bertrand Parvais and Dimitri Linten and Ben Kaczer",
year = "2021",
month = mar,
doi = "10.1109/IRPS46558.2021.9405222",
language = "English",
isbn = "9781728168944",
series = "IEEE International Reliability Physics Symposium Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1--9",
booktitle = "2021 IEEE International Reliability Physics Symposium, IRPS",
address = "United States",
note = "2021 IEEE International Reliability Physics Symposium, IRPS 2021 ; Conference date: 21-03-2021 Through 24-03-2021",
}