This document describes the directions of research in the design and implementation of digital transceivers in FPGAs for low rate and low power devices using a IEEE 802.15.4-compilant modem as a proof of concept. Priorities are based in complexity optimization, area reduction and power consumption.