VHDL Synthesis of a 0.7 µ CMOS ASIC for block segmentation of digital images

VHDL Synthesis of a 0.7 µ CMOS ASIC for block segmentation of digital images ■

J. Huylebroeck, D. Martiny, Piet Boekaerts, Jan Cornelis