Renukaswamy, P, Markulic, N, Wambacq, P & Craninckx, J 2021, Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation. in Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation., 9401690, 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), Institute of Electrical and Electronics Engineers ( IEEE ), Daegu, Korea, pp. 1-5, 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, Republic of, 22/05/21. https://doi.org/10.1109/ISCAS51556.2021.9401690

Renukaswamy, P, Markulic, N, Park, S, Kankuppe Raghavendra Swamy, A, Shi, Q, Wambacq, P & Craninckx, J 2020, A 12mW 10GHz FMCW PLL Based on an Integrating DAC with 90kHz rms Frequency Error for 23MHz/μs Slope and 1.2GHz Chirp Bandwidth. in 2020 International Solid-State Circuits Conference., 17.7, Institute of Electrical and Electronics Engineers ( IEEE ), San Francisco, pp. 278-280, 2020 International Solid-State Circuits Conference, SAN FRANCISCO, Belgium, 16/02/20. https://doi.org/10.1109/ISSCC19947.2020.9063080

Markulic, N, Renukaswamy, PT, Martens, E, van Liempd, B, Wambacq, P & Craninckx, J 2019, 'A 5.5-GHz Background-Calibrated Subsampling Polar Transmitter With-41.3-dB EVM at 1024 QAM in 28-nm CMOS', IEEE Journal of Solid-State Circuits, vol. 54, no. 4, 8629048, pp. 1059-1073. https://doi.org/10.1109/JSSC.2018.2886324

Markulic, N, Raczkowski, K, Martens, E, Paro Filho, PE, Hershberg, B, Wambacq, P & Craninckx, J 2016, 'A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation', IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. PP, no. 99, DOI: 10.1109/JSSC.2016.2596766, pp. 1-15. https://doi.org/10.1109/JSSC.2016.2596766