Vais, A, Kumar, A, Boccardi, G, Yadav, S, Mols, Y, Alcotte, R, Vermeersch, B, Ingels, M, Peralagu, U, Neve, CR, Ghyselen, B, Parvais, B, Wambacq, P, Kunert, B & Collaert, N 2024, A CMOS compatible III-v-on-300 mm SI technology for future high-speed communication systems: Challenges and possibilities. in Key Enabling Technologies for Future Wireless, Wired, Optical and Satcom Applications. River Publishers, pp. 27-40. <https://www.taylorfrancis.com/chapters/oa-edit/10.1201/9781003587309-4/cmos-compatible-iii-300-mm-si-technology-future-high-speed-communication-systems-possibilities-vais-kumar-boccardi-yadav-mols-alcotte-vermeersch-ingels-peralagu-roda-neve-ghyselen-parvais-wambacq-kunert-collaert?context=ubx&refId=f3fb291e-2c77-409a-b9da-a1b3814ac758>

Tang, X, Liu, Y, Mangraviti, G, Zong, Z, Khalaf, K, Zhang, Y, Wu, W-M, Chen, S-H, Debaillie, B & Wambacq, P 2021, 'Design and Analysis of a 28 GHz T/R Front-End Module in 22-nm FD-SOI CMOS Technology', IEEE Transactions on Microwave Theory and Techniques, vol. 69, no. 6, 9366313, pp. 2841-2853. https://doi.org/10.1109/TMTT.2021.3059891

Zong, Z, Tang, X, Khalaf, K, Yan, D, Mangraviti, G, Nguyen, J, Liu, Y & Wambacq, P 2021, 'A 28-GHz SOI-CMOS Doherty Power Amplifier With a Compact Transformer-Based Output Combiner', IEEE Transactions on Microwave Theory and Techniques, vol. 69, no. 6, 9380573, pp. 2795-2808. https://doi.org/10.1109/TMTT.2021.3064022

Renukaswamy, P, Markulic, N, Wambacq, P & Craninckx, J 2021, Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation. in Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation., 9401690, 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), Institute of Electrical and Electronics Engineers ( IEEE ), Daegu, Korea, pp. 1-5, 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, Republic of, 22/05/21. https://doi.org/10.1109/ISCAS51556.2021.9401690

Elkashlan, RY, Rodriguez, R, Yadav, S, Khaled, A, Peralagu, U, Alian, A, Waldron, N, Zhao, M, Wambacq, P, Parvais, B & Collaert, N 2020, 'Analysis of Gate-Metal Resistance in CMOS-Compatible RF GaN HEMTs', IEEE Transactions on Electron Devices, vol. 67, no. 11, 9186848, pp. 4592-4596. https://doi.org/10.1109/TED.2020.3017467, https://doi.org/10.1109/TED.2020.3017467

Nguyen, JH-D, Khalaf, K, Brebels, S, Shrivas, M, Vaesen, K & Wambacq, P 2020, A 10.56 Gbit/s,-27.8 dB EVM Polar Transmitter at 60 GHz in 28nm CMOS. in 2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)., 9218438, Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium, vol. 2020-August, pp. 179-182, 2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 4/08/20. https://doi.org/10.1109/RFIC49505.2020.9218438

Tsai, C-H, Zong, Z, Pepe, F, Mangraviti, G, Craninckx, J & Wambacq, P 2020, 'Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication', IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 55, no. 7, 9097192, pp. 1854-1863. https://doi.org/10.1109/JSSC.2020.2993717

Zong, Z, Mangraviti, G & Wambacq, P 2020, 'Low 1/f(3) Noise Corner LC-VCO Design Using Flicker Noise Filtering Technique in 22nm FD-SOI', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 5, 9014529, pp. 1469-1480. https://doi.org/10.1109/TCSI.2020.2970267

Tang, X, Nguyen, J, Medra, A, Khalaf, K, Visweswaran, A, Debaillie, B & Wambacq, P 2020, 'Design of D-Band Transformer-Based Gain-Boosting Class-AB Power Amplifiers in Silicon Technologies', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 5, 9004504, pp. 1447-1458. https://doi.org/10.1109/TCSI.2020.2974197

Parvais, B, Peralagu, U, Vais, A, Alian, A, Witters, L, Mols, Y, Walke, A, Ingels, M, Yu, H, Putcha, V, Khaled, A, Rodriguez, R, Sibaja-Hernandez, A, Yadav, S, Elkashlan, R, Baryshnikova, M, Mannaert, G, Alcotte, R, Kunert, B, Simoen, E, Zhao, E, De Jaeger, B, Fleetwood, D, Langer, R, Zhao, M, Wambacq, P, Waldron, N & Collaert, N 2020, '(Invited) Advanced Transistors for High Frequency Applications', ECS Transactions, vol. 97, no. 27, pp. 27-38. https://doi.org/10.1149/09705.0027ecst

Vais, A, Alcotte, R, Ingels, M, Wambacq, P, Parvais, B, Langer, R, Kunert, B, Waldron, N, Collaert, N, Witters, L, Mols, Y, Hernandez, AS, Walke, A, Yu, H, Baryshnikova, M, Mannaert, G & Deshpande, V 2019, First demonstration of III-V HBTs on 300 mm Si substrates using nano-ridge engineering. in 2019 IEEE International Electron Devices Meeting, IEDM 2019., 8993539, Technical Digest - International Electron Devices Meeting, IEDM, vol. 2019-December, Institute of Electrical and Electronics Engineers Inc., pp. 178-181, 65th Annual IEEE International Electron Devices Meeting, IEDM 2019, San Francisco, United States, 7/12/19. https://doi.org/10.1109/IEDM19573.2019.8993539

Peralagu, U, De Jaeger, B, Fleetwood, DM, Wambacq, P, Zhao, M, Parvais, B, Waldron, N, Collaert, N, Alian, A, Putcha, V, Khaled, A, Rodriguez, R, Sibaja-Hernandez, A, Chang, S, Simoen, E & Zhao, SE 2019, CMOS-compatible GaN-based devices on 200mm-Si for RF applications: Integration and Performance. in Proceedings of the 2019 IEEE International Electron Devices Meeting., 8993582, Technical Digest - International Electron Devices Meeting, IEDM, vol. 2019-December, Institute of Electrical and Electronics Engineers Inc., pp. 17.2.1-17.2.4, 65th Annual IEEE International Electron Devices Meeting, IEDM 2019, San Francisco, United States, 7/12/19. https://doi.org/10.1109/IEDM19573.2019.8993582

Nguyen, JH-D, Tang, X, Khalaf, K, Debaillie, B & Wambacq, P 2019, Systematic Design of On-Chip Matching Networks for D-band Circuits. in 2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)., 8961221, IEEE, pp. 1-4, 2019 17th IEEE International New Circuits and Systems Conference (NEWCAS), Munich, Germany, 23/06/19. https://doi.org/10.1109/NEWCAS44328.2019.8961221

Wambacq, P & Szortyka, V Jun. 12 2019, A phased-array receiver for mm-wave applications, Patent No. EP2675080B.

Vaesen, K, Visweswaran, A, Sinha, S, Bourdoux, A, van Liempd, B & Wambacq, P 2019, 'Integrated 140 GHz FMCW Radar for Vital Sign Monitoring and Gesture Recognition', Microwave journal (International ed.), vol. 62, no. 6, pp. 50-58.

Yan, D, Ingels, M, Mangraviti, G, Liu, Y, Parvais, B, Waldron, N, Collaert, N & Wambacq, P 2019, Design of a 28 GHz differential GaAs power amplifier with capacitive neutralization for 5G mmwave applications. in 17th IEEE International New Circuits and Systems Conference, NEWCAS 2019., 8961233, 17th IEEE International New Circuits and Systems Conference, NEWCAS 2019, Institute of Electrical and Electronics Engineers Inc., 17th IEEE International New Circuits and Systems Conference, NEWCAS 2019, Munich, Germany, 23/06/19. https://doi.org/10.1109/NEWCAS44328.2019.8961233

Markulic, N, Renukaswamy, PT, Martens, E, van Liempd, B, Wambacq, P & Craninckx, J 2019, 'A 5.5-GHz Background-Calibrated Subsampling Polar Transmitter With-41.3-dB EVM at 1024 QAM in 28-nm CMOS', IEEE Journal of Solid-State Circuits, vol. 54, no. 4, 8629048, pp. 1059-1073. https://doi.org/10.1109/JSSC.2018.2886324

Visweswaran, A, Vaesen, K, Sinha, S, Ocket, I, Glassee, M, Desset, C, Bourdoux, A & Wambacq, P 2019, 'A 145GHz FMCW-Radar Transceiver in 28nm CMOS', Digest of technical papers - IEEE International Solid-State Circuits Conference, vol. 62, pp. 168-170. https://doi.org/10.1109/ISSCC.2019.8662357

Lagos Benites, JL, Hershberg, B, Martens, E, Wambacq, P & Craninckx, J 2018, 'A Single-Channel, 600-MS/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS', IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 54, no. 2, 8551268, pp. 403-416. https://doi.org/10.1109/JSSC.2018.2879923

Khalaf, K, Vaesen, K, Brebels, S, Mangraviti, G, Libois, M, Soens, C, Van Thillo, W & Wambacq, P 2018, 'A 60-GHz 8-Way Phased-Array Front-End With T/R Switching and Calibration-Free Beamsteering in 28-nm CMOS', IEEE Journal of Solid-State Circuits, vol. 53, no. 7, pp. 2001-2011. https://doi.org/10.1109/JSSC.2018.2822676

Lagos Benites, JL, Hershberg, B, Martens, E, Wambacq, P & Craninckx, J 2017, A Single-Channel, 600Msps, 12bit, Ringamp-Based Pipelined ADC in 28nm CMOS. in 2017 Symposium on VLSI Circuits, VLSI Circuits 2017., 8008561, Institute of Electrical and Electronics Engineers ( IEEE ), pp. C96-C97, 2017 Symposium on VLSI Circuits, 5/06/17. https://doi.org/10.23919/VLSIC.2017.8008561

van Liempd, B, Hershberg, B, Wambacq, P & Craninckx, J 2016, An Integrated Tunable Electrical-Balance Filter with >60dB Stopband Attenuation and 1.75-3.7GHz Stopband Tuning Range. in Proceedings of the 12th European Microwave Integrated Circuits Conference. IEEE, European Microwave Week 2016, London, United Kingdom, 3/10/16.

Markulic, N, Raczkowski, K, Martens, E, Paro Filho, PE, Hershberg, B, Wambacq, P & Craninckx, J 2016, 'A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation', IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. PP, no. 99, DOI: 10.1109/JSSC.2016.2596766, pp. 1-15. https://doi.org/10.1109/JSSC.2016.2596766

Huynh, BT, Ryckaert, J, Sakhare, S, Mercha, A, Verkest, D, Thean, A & Wambacq, P 2016, Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs. in L Capodieci & J Cain (eds), SPIE Proceedings 9781: Design-Process-Technology Co-optimization for Manufacturability X. SPIE, Design-Process-Technology Co-optimization for Manufacturability X, San Jose, CA, United States, 21/06/16. https://doi.org/10.1117/12.2218361

Huynh, BT, Sakhare, S, Ryckaert, J, Yakimets, D, Thean, A, Mercha, A, Verkest, D & Wambacq, P 2016, 'A Comprehensive Benchmark and Optimization of 5-nm Lateral and Vertical GAA 6T-SRAMs', IEEE Transactions on Electron Devices, vol. 63, no. 2, pp. 643-651. https://doi.org/10.1109/TED.2015.2504729

Malki, B, Yamamoto, T, Verbruggen, B, Wambacq, P & Craninckx, J 2014, 'A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range', IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 49, no. 5, pp. 1173 - 1183. https://doi.org/10.1109/JSSC.2014.2309086

Szortyka, V, Shi, Q, Raczkowski, K, Parvais, B, Kuijk, M & Wambacq, P 2014, A 42mW 230fs-Jitter Sub-sampling 60GHz PLL in 40nm CMOS. in 2014 IEEE International Solid-State Circuits Conference. 2014 IEEE International Solid-State Circuits Conference, pp. 105-108, 2014 IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, United States, 9/02/14.

Ryckaert, J, Raghavan, P, Baert, R, Bardon, MG, Dusa, M, Mallik, A, Sakhare, S, Vandewalle, B, Wambacq, P, Chava, B, Croes, K, Dehan, M, Jang, D, Leray, P, Liu, T-T, Miyaguchi, K, Parvais, B, Schuddinck, P, Weemaes, P, Mercha, A, Bömmels, J, Horiguchi, N, McIntyre, G, Thean, A, Tokei, Z, Cheng, S, Verkest, D & Steegen, A 2014, Design Technology co-optimization for N10. in IEEE 2014 Custom Integrated Circuits Conference. IEEE, pp. 1-8, IEEE 2014 Custom Integrated Circuits Conference, San Jose, United States, 15/09/14. https://doi.org/10.1109/CICC.2014.6946037

Huynh Bao, T, Yakimets, D, Ryckaert, J, Ciofi, I, Baert, R, Veloso, A, Boemmels, J, Collaert, N, Roussel, P, Demuynck, S, Raghavan, P, Mercha, A, Tokei, Z, Verkest, D, Thean, AV-Y & Wambacq, P 2014, Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies. in Solid State Device Research Conference (ESSDERC), 2014 44th European. IEEE, pp. 102-105, 44th European Solid State Device Research Conference (ESSDERC), Venice, Italy, 22/09/14. https://doi.org/10.1109/ESSDERC.2014.6948768

Spagnolo, A, Verbruggen, B, D'amico, S & Wambacq, P 2014, A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS. in European Solid State Circuits Conference (ESSCIRC), ESSCIRC 2014 - 40th. IEEE, pp. 75-78, European Solid State Circuits Conference (ESSCIRC), Venice Lido, Italy, 22/09/14. https://doi.org/10.1109/ESSCIRC.2014.6942025

Shi, Q, Wambacq, P, Guermandi, D & Giannini, V 2014, A 5th subharmonic, inverter-based injection locked oscillator with 72–83GHz locking range. in Radio Frequency Integrated Circuits Symposium, 2014 IEEE., RMO3C-4, pp. 185-188, 2014 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Tampa, FL, United States, 1/06/14. https://doi.org/10.1109/RFIC.2014.6851692

D'amico, S, Spagnolo, A, Donno, A, Chironi, V, Wambacq, P & Baschirotto, A 2014, 'A 4.1mW 3.5GS/s 6b time interleaved ADC in 40nm CMOS', IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 8, pp. 1724-1735.

Raczkowski, K, Mangraviti, G, Szortyka, V, Spagnolo, A, Parvais, B, Vandebriel, R, Vidojkovic, V, Soens, C, D'amico, S & Wambacq, P 2012, A four-path 60 GHz phased-array receiver with injection-locked LO, hybrid beamforming and analog baseband section in 90 nm CMOS. in 2012 IEEE Radio Frequency Integrated Circuits Symposium. 2012 IEEE Radio Frequency Integrated Circuits Symposium, pp. 431-434, 2012 IEEE Radio Frequency Integrated Circuits Symposium, Montreal, QC, Canada, 17/06/12.

Vidojkovic, V, Mangraviti, G, Khalaf, K, Szortyka, V, Vaesen, K, Van Thillo, W, Parvais, B, Libois, M, Thijs, S, Long, J, Soens, C & Wambacq, P 2012, A low-power 57-to-66GHz transceiver in 40nm LP CMOS with -17dB EVM at 7Gb/s. in First. vol. 55, 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Mira Digital Publishing, pp. 268-269, 2012 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, United States, 19/02/12. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6177011>

Craninckx, J & Wambacq, P 2010, 'Reconfigurable single-chip radios', EDN, pp. 29-31.

Verbruggen, B, Craninckx, J, Kuijk, M, Wambacq, P & Van Der Plas, G 2010, A 2.6 mW 6b 2.2GS/S 4-times Interleaved Fully Dynamic Pipelined ADC in 40 nm Digital CMOS. in IEEE International Solid-State Circuits Conference (ISSCC). IEEE International Solid-State Circuits Conference (ISSCC), IEEE, pp. 296-297, Unknown, 7/02/10.

Liu, J, Bourdoux, A, Craninckx, J, Wambacq, P, Come, B, Donnay, S & Barel, A 2004, OFDM-MIMO WLAN AP front-end gain and phase mismatch calibration. in IEEE Radio and Wireless Conference (RAWCON 2004), Atlanta, GA, September 19-22, 2004. pp. 151-154, Unknown, 19/09/04.

Wambacq, P, Verbruggen, B, Scheir, K, Borremans, J, De Heyn, V, Van Der Plas, G, Mercha, A, Parvais, B, Subramanian, V, Jurzak, M, Decoutere, S & Donnay, S 2006, Analog and RF circuits in 45 nm CMOS: planar bulk versus FinFET. in Proceedings of ESSCIRC-ESSDIRC. Proceedings of ESSCIRC-ESSDIRC, pp. 54-57, Finds and Results from the Swedish Cyprus Expedition: A Gender Perspective at the Medelhavsmuseet, Stockholm, Sweden, 21/09/09.

Wambacq, P, Verbruggen, B, Scheir, K, Borremans, J, De Heyn, V, Van Der Plas, G, Mercha, A, Parvais, B, Subramanian, V, Jurczak, M, Decoutere, S & Donnay, S 2006, Analog and RF circuits in 45 nm CMOS and below: planar bulk versus FinFET. in Proceedings of the 32nd European Solid-State Circuits Conference, Montreux, Switserland, September 19-21, 2006. pp. 54-57, Finds and Results from the Swedish Cyprus Expedition: A Gender Perspective at the Medelhavsmuseet, Stockholm, Sweden, 21/09/09.

Gaber Mahdi Hussein, W, Wambacq, P, Craninckx, J & Ingels, M 2011, A CMOS IQ Direct Digital RF Modulator with Embedded RF FIR-Based Quantization Noise Filter. in IEEE European Solid-State Circuits Conference (ESSCIRC). IEEE European Solid-State Circuits Conference (ESSCIRC), pp. 139-142, Unknown, 16/09/11.

Tsai, CH, Pepe, F, Mangraviti, G, Zong, Z, Craninckx, J & Wambacq, P 2019, A 22.5-27.7-GHz Fast-Lock Bang-Bang Digital PLL in 28-nm CMOS for Millimeter-Wave Communication with 220-fs RMS Jitter. in ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference., 8902868, ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference, Institute of Electrical and Electronics Engineers Inc., pp. 111-114, 45th IEEE European Solid State Circuits Conference, ESSCIRC 2019, Cracow, Poland, 23/09/19. https://doi.org/10.1109/ESSCIRC.2019.8902868

Renukaswamy, P, Markulic, N, Wambacq, P & Craninckx, J 2020, 'A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/μs Slope and 1.2-GHz Chirp-Bandwidth', IEEE Journal of Solid - State Circuits, vol. 55, no. 12, 9197684, pp. 3294-3307. https://doi.org/10.1109/JSSC.2020.3021311

Raczkowski, K, Mangraviti, G, Szortyka, V, Spagnolo, A, Parvais, B, Vandebriel, R, Vidojkovic, V, Soens, C, D'Amico, S & Wambacq, P 2012, A four-path 60GHz phased-array receiver with injection-locked LO, hybrid beamforming and analog baseband section in 90nm CMOS. in 2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012 - Digest of Papers., 6242315, Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium, pp. 431-434, 2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012, Montreal, QC, Canada, 17/06/12. https://doi.org/10.1109/RFIC.2012.6242315